View CY62157EV30LL-55ZSXET_8605613.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

cy62157ev30 mobl ? 8-mbit (512 k 16) static ram cypress semiconductor corporation ? 198 champion court ? san jose , ca 95134-1709 ? 408-943-2600 document number: 38-05445 rev. *l revised september 18, 2013 8-mbit (512 k 16) static ram features thin small outline package (tsop) i package configurable as 512 k 16 or 1 m 8 static ram (sram) high speed: 45 ns temperature ranges ? industrial: ?40 c to +85 c ? automotive-a: ?40 c to +85 c ? automotive-e: ?40 c to +125 c wide voltage range: 2.20 v to 3.60 v pin compatible with cy62157dv30 ultra low standby power ? typical standby current: 2 ? a ? maximum standby current: 8 ? a (industrial) ultra low active power ? typical active current: 1.8 ma at f = 1 mhz easy memory expansion with ce 1 , ce 2 , and oe features automatic power down when deselected complementary metal oxide semiconductor (cmos) for optimum speed and power available in pb-free and non pb-free 48-ball very fine-pitch ball grid array (vfbga), pb-free 44-pin tsop ii and 48-pin tsop i packages functional description the cy62157ev30 is a high performance cmos static ram organized as 512k words by 16 bits. this device features advanced circuit design to provide ultra low active current. this is ideal for providing more battery life ? (mobl ? ) in portable applications such as cellular telephones. the device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. place the device into standby mode when deselected ( ce 1 high or ce 2 low or both bhe and ble are high). the input or output pins (i/o 0 through i/o 15 ) are placed in a high impedance state when the device is deselected ( ce 1 high or ce 2 low), the outputs are disabled ( oe high), byte high enable and byte low enable are disabled ( bhe, ble high), or a write operation is active ( ce 1 low, ce 2 high and we low). to write to the device, take chip enable ( ce 1 low and ce 2 high) and write enable ( we) inputs low. if byte low enable ( ble) is low, then data from i/o pins (i/o 0 through i/o 7 ) is written into the location specified on the address pins (a 0 through a 18 ). if byte high enable ( bhe) is low, then data from i/o pins (i/o 8 through i/o 15 ) is written into the location specified on the address pins (a 0 through a 18 ). to read from the device, take chip enable ( ce 1 low and ce 2 high) and output enable ( oe) low while forcing the write enable ( we) high. if byte low enable ( ble) is low, then data from the memory location specified by the address pins appear on i/o 0 to i/o 7 . if byte high enable ( bhe) is low, then data from memory appears on i/o 8 to i/o 15 . see truth table on page 13 for a complete description of read and write modes. logic block diagram 512 k 16/1 m x 8 ram array i/o 0 ?i/o 7 row decoder a 8 a 7 a 6 a 5 a 2 column decoder a 11 a 12 a 13 a 14 a 15 sense amps data in drivers oe a 4 a 3 i/o 8 ?i/o 15 we ble bhe a 16 a 0 a 1 a 17 a 9 a 18 a 10 power down circuit bhe ble ce 2 ce 1 ce 2 ce 1 byte
cy62157ev30 mobl ? document number: 38-05445 rev. *l page 2 of 21 contents pin configurations ...........................................................3 product portfolio ..............................................................3 maximum ratings .............................................................4 operating range ...............................................................4 electrical characteristics .................................................4 capacitance ......................................................................5 thermal resistance ..........................................................5 ac test loads and waveforms .......................................5 data retention characteristics .......................................6 data retention waveform ................................................6 switching characteristics ................................................7 switching waveforms ......................................................8 truth table ......................................................................13 ordering information ......................................................14 ordering code definitions .........................................14 package diagrams ..........................................................15 acronyms ........................................................................18 document conventions .................................................18 units of measure .......................................................18 document history page .................................................19 sales, solutions, and legal information ......................21 worldwide sales and design support .......................21 products ....................................................................21 psoc? solutions .......................................................21 cypress developer community .................................21 technical support ......................................................21
cy62157ev30 mobl ? document number: 38-05445 rev. *l page 3 of 21 pin configurations figure 1. 48-ball vfbga pinout (top view) [1] figure 2. 44-pin tsop ii pinout (top view) [2] figure 3. 48-pin tsop i pinout (top view) [1, 3] we v cc a 11 a 10 nc a 6 a 0 a 3 ce 1 i/o 10 i/o 8 i/o 9 a 4 a 5 i/o 11 i/o 13 i/o 12 i/o 14 i/o 15 v ss a 9 a 8 oe v ss a 7 i/o 0 bhe ce 2 a 2 a 1 ble v cc i/o 2 i/o 1 i/o 3 i/o 4 i/o 5 i/o 6 i/o 7 a 15 a 14 a 13 a 12 nc a 18 nc 3 2 6 5 4 1 d e b a c f g h a 16 a 17 1 2 3 4 5 6 7 8 9 11 14 31 32 36 35 34 33 37 40 39 38 12 13 41 44 43 42 16 15 29 30 18 17 20 19 27 28 25 26 22 21 23 24 10 a 5 a 6 a 7 a 4 a 3 a 2 a 1 a 0 a 17 a 18 a 9 a 10 a 11 a 12 a 15 a 16 a 14 a 13 oe bhe ble ce we i/o 0 i/o 1 i/o 2 i/o 3 i/o 4 i/o 5 i/o 6 i/o 7 i/o 8 i/o 9 i/o 10 i/o 11 i/o 12 i/o 13 i/o 14 i/o 15 v cc v cc v ss v ss a 8 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 a15 a14 a13 a12 a11 a10 a9 a8 nc nc we ce2 nc bhe ble a18 a17 a7 a6 a5 a4 a3 a2 a1 a16 byte vss i/o15/a19 i/o7 i/o14 i/o6 i/o13 i/o5 i/o12 i/o4 vcc i/o11 i/o3 i/o10 i/o2 i/o9 i/o1 i/o8 i/o0 oe vss ce1 a0 product portfolio product range v cc range (v) speed (ns) power dissipation operating i cc , (ma) standby, i sb2 ( ? a) f = 1 mhz f = f max min typ [4] max typ [4] max typ [4] max typ [4] max cy62157ev30ll industrial/auto-a 2.2 3.0 3.6 45 1.8 3 18 25 2 8 auto-e 2.2 3.0 3.6 55 1.8 4 18 35 2 30 notes 1. nc pins are not connected on the die. 2. the 44-pin tsop ii package has only one chip enable ( ce) pin. 3. the byte pin in the 48-pin tsop i package must be tied high to use the device as a 512 k 16 sram. the 48-pin tsop i package can a lso be used as a 1 m 8 sram by tying the byte signal low. in the 1 m x 8 configuration, pin 45 is a19, while bhe, ble and i/o 8 to i/o 14 pins are not used (nc). 4. typical values are included for reference only and are not guaranteed or tested. typical values are measured at v cc = v cc(typ) , t a = 25 c.
cy62157ev30 mobl ? document number: 38-05445 rev. *l page 4 of 21 maximum ratings exceeding the maximum ratings may impair the useful life of the device. user guidelines are not tested. storage temperature .............................. ?65 c to + 150 c ambient temperature with power applied ......................................... ?55 c to + 125 c supply voltage to ground potential .............................?0.3 v to 3.9 v (v ccmax + 0.3 v) dc voltage applied to outputs in high z state [5, 6] ...........?0.3 v to 3.9 v (v ccmax + 0.3 v) dc input voltage [5, 6] ....... ?0.3 v to 3.9 v (v cc max + 0.3 v) output current into outputs (low) ............................20 ma static discharge voltage (mil-std-883, method 3015) .................................> 2001 v latch up current ...................................................> 200 ma operating range device range ambient temperature v cc [7] cy62157ev30ll industrial/ automotive-a ?40 c to +85 c 2.2 v to 3.6 v automotive-e ?40 c to +125 c electrical characteristics over the operating range parameter description test conditions 45 ns (industrial/ automotive-a) 55 ns (automotive-e) unit min typ [8] max min typ [8] max v oh output high voltage i oh = ?0.1 ma 2.0 ? ? 2.0 ? ? v i oh = ?1.0 ma, v cc > 2.70 v 2.4 ? ? 2.4 ? ? v v ol output low voltage i ol = 0.1 ma ? ? 0.4 ? ? 0.4 v i ol = 2.1 ma, v cc > 2.70 v ? ? 0.4 ? ? 0.4 v v ih input high voltage v cc = 2.2 v to 2.7 v 1.8 ? v cc + 0.3 1.8 ? v cc + 0.3 v v cc = 2.7 v to 3.6 v 2.2 ? v cc + 0.3 2.2 ? v cc + 0.3 v v il input low voltage v cc = 2.2 v to 2.7 v ?0.3 ? 0.6 ?0.3 ? 0.6 v v cc = 2.7 v to 3.6 v ?0.3 ? 0.8 ?0.3 ? 0.8 v i ix input leakage current gnd < v i < v cc ?1 ? +1 ?4 ? +4 ? a i oz output leakage current gnd < v o < v cc , output disabled ?1 ? +1 ?4 ? +4 ? a i cc v cc operating supply current f = f max = 1/t rc v cc = v ccmax i out = 0 ma cmos levels ? 18 25 ? 18 35 ma f = 1 mhz ? 1.8 3 ? 1.8 4 i sb1 [9] automatic ce power down current ? cmos inputs ce 1 > v cc ?? 0.2 v or ce 2 < 0.2 v or ( bhe and ble) > v cc ? 0.2 v, v in > v cc ? 0.2 v, v in < 0.2 v f = f max (address and data only), f = 0 ( oe and we), v cc = 3.60 v ?28?230 ? a i sb2 [9] automatic ce power down current ? cmos inputs ce 1 > v cc ? 0.2 v or ce 2 < 0.2 v or ( bhe and ble) > v cc ? 0.2 v, v in > v cc ? 0.2 v or v in < 0.2 v, f = 0, v cc = 3.60 v ?28?230 ? a notes 5. v il(min) = ?2.0 v for pulse durations less than 20 ns. 6. v ih(max) = v cc + 0.75 v for pulse durations less than 20 ns. 7. full device ac operation assumes a 100 ? s ramp time from 0 to v cc (min) and 200 ? s wait time after v cc stabilization. 8. typical values are included for reference only and are not guaranteed or tested. typical values are measured at v cc = v cc(typ) , t a = 25 c. 9. chip enables ( ce 1 and ce 2 ), byte enables ( bhe and ble) and byte (48-pin tsop i only) need to be tied to cmos levels to meet the i sb1 / i sb2 / i ccdr spec. other inputs can be left floating.
cy62157ev30 mobl ? document number: 38-05445 rev. *l page 5 of 21 capacitance parameter [10] description test conditions max unit c in input capacitance t a = 25 c, f = 1 mhz, v cc = v cc(typ) 10 pf c out output capacitance 10 pf thermal resistance parameter [10] description test conditions 48-ball bga 44-pin tsop i 44-pin tsop ii unit ? ja thermal resistance (junction to ambient) still air, soldered on a 3 4.5 inch, two-layer printed circuit board 72 74.88 76.88 ? c/w ? jc thermal resistance (junction to case) 8.86 8.6 13.52 ? c/w ac test loads and waveforms figure 4. ac test loads and waveforms v cc v cc output r2 30 pf including jig and scope gnd 90% 10% 90% 10% rise time = 1 v/ns fall time = 1 v/ns output v equivalent to: th venin equivalent all input pulses r th r1 th parameters 2.5 v 3.0 v unit r1 16667 1103 ? r2 15385 1554 ? r th 8000 645 ? v th 1.20 1.75 v note 10. tested initially and after any design or process changes that may affect these parameters.
cy62157ev30 mobl ? document number: 38-05445 rev. *l page 6 of 21 data retention characteristics over the operating range parameter description conditions min typ [11] max unit v dr v cc for data retention 1.5 ? ? v i ccdr [12] data retention current v cc = 1.5 v, ce 1 > v cc ? 0.2 v, ce 2 < 0.2 v , ( bhe and ble) > v cc ? 0.2 v, v in > v cc ? 0.2 v or v in < 0.2 v industrial/auto-a ? 2 5 ? a auto-e ? ? 30 t cdr [13] chip deselect to data retention time 0? ns t r [14] operation recovery time cy62157ev30ll-45 45 ? ? ns cy62157ev30ll-55 55 ? ? data retention waveform figure 5. data retention waveform [15] v cc(min) t cdr v dr > 1.5v data retention mode t r v cc(min) ce 1 or v cc bhe. ble ce 2 or notes 11. typical values are included for reference only and are not guaranteed or tested. typical values are measured at v cc = v cc(typ) , t a = 25 c. 12. chip enables ( ce 1 and ce 2 ), byte enables ( bhe and ble) and byte (48-pin tsop i only) need to be tied to cmos levels to meet the i sb1 / i sb2 / i ccdr spec. other inputs can be left floating. 13. tested initially and after any design or process changes that may affect these parameters. 14. full device operation requires linear v cc ramp from v dr to v cc(min) > 100 ? s or stable at v cc(min) > 100 ? s. 15. bhe. ble is the and of both bhe and ble. deselect the chip by either disabling chip enable signals or by disabling both bhe and ble.
cy62157ev30 mobl ? document number: 38-05445 rev. *l page 7 of 21 switching characteristics over the operating range parameter [16, 17] description 45 ns (industrial/ auto-a) 55 ns (auto-e) unit min max min max read cycle t rc read cycle time 45 ? 55 ? ns t aa address to data valid ? 45 ? 55 ns t oha data hold from address change 10 ? 10 ? ns t ace ce 1 low and ce 2 high to data valid ? 45 ? 55 ns t doe oe low to data valid ? 22 ? 25 ns t lzoe oe low to low z [18] 5 ? 5 ? ns t hzoe oe high to high z [18, 19] ? 18 ? 20 ns t lzce ce 1 low and ce 2 high to low z [18] 10 ? 10 ? ns t hzce ce 1 high and ce 2 low to high z [18, 19] ? 18 ? 20 ns t pu ce 1 low and ce 2 high to power up 0 ? 0 ? ns t pd ce 1 high and ce 2 low to power down ? 45 ? 55 ns t dbe ble/ bhe low to data valid ? 45 ? 55 ns t lzbe ble/ bhe low to low z [18, 20] 5 ? 10 ? ns t hzbe ble/ bhe high to high z [18, 19] ? 18 ? 20 ns write cycle [21] t wc write cycle time 45 ? 55 ? ns t sce ce 1 low and ce 2 high to write end 35 ? 40 ? ns t aw address setup to write end 35 ? 40 ? ns t ha address hold from write end 0 ? 0 ? ns t sa address setup to write start 0 ? 0 ? ns t pwe we pulse width 35 ? 40 ? ns t bw ble/ bhe low to write end 35 ? 40 ? ns t sd data setup to write end 25 ? 25 ? ns t hd data hold from write end 0 ? 0 ? ns t hzwe we low to high z [18, 19] ? 18 ? 20 ns t lzwe we high to low z [18] 10 ? 10 ? ns notes 16. test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less, timing ref erence levels of v cc(typ) /2, input pulse levels of 0 to v cc(typ) , and output loading of the specified i ol /i oh as shown in the figure 4 on page 5 . 17. in an earlier revision of this device, under a specific application condition, read and write operations were limited to swi tching of the byte enable and/or chip enable signals as described in the application notes an13842 and an66311 . however, the issue has been fixed and in production now, and hence, these application notes are no longer applicable. they are available for download on our website as they contain information on the date code of the pa rts, beyond which the fix has been in production. 18. at any temperature and voltage condition, t hzce is less than t lzce , t hzbe is less than t lzbe , t hzoe is less than t lzoe , and t hzwe is less than t lzwe for any device. 19. t hzoe , t hzce , t hzbe , and t hzwe transitions are measured when the outputs enter a high-impedance state. 20. if both byte enables are toggled together, this value is 10 ns. 21. the internal write time of the memory is defined by the overlap of we, ce = v il , bhe, ble or both = v il , and ce 2 = v ih . all signals must be active to initiate a write and any of these signals can terminate a write by going inactive. the data input setup and hold timing must be referenced to th e edge of the signal that terminates the write.
cy62157ev30 mobl ? document number: 38-05445 rev. *l page 8 of 21 switching waveforms figure 6. read cycle no. 1 (address transition controlled) [22, 23] figure 7. read cycle no. 2 ( oe controlled) [23, 24] previous data valid data valid rc t aa t oha t rc address data out 50% 50% data valid t rc t ace t doe t lzoe t lzce t pu high impedance t hzoe t pd t hzbe t lzbe t hzce t dbe oe ce 1 address ce 2 bhe/ ble data out v cc supply current high i cc i sb impedance notes 22. the device is continuously selected. oe, ce 1 = v il , bhe, ble, or both = v il , and ce 2 = v ih . 23. we is high for read cycle. 24. address valid before or similar to ce 1 , bhe, ble transition low and ce 2 transition high.
cy62157ev30 mobl ? document number: 38-05445 rev. *l page 9 of 21 figure 8. write cycle no. 1 ( we controlled) [25, 26, 27] switching waveforms (continued) t hd t sd t pwe t sa t ha t aw t sce t wc t hzoe valid data t bw note 28 ce 1 address ce 2 we data i/o oe bhe/ ble notes 25. the internal write time of the memory is defined by the overlap of we, ce = v il , bhe, ble or both = v il , and ce 2 = v ih . all signals must be active to initiate a write and any of these signals can terminate a write by going inactive. the data input setup and hold timing must be referenc ed to the edge of the signal that terminates the write. 26. data i/o is high impedance if oe = v ih . 27. if ce 1 goes high and ce 2 goes low simultaneously with we = v ih , the output remains in a high impedance state. 28. during this period, the i/os are in output state. do not apply input signals.
cy62157ev30 mobl ? document number: 38-05445 rev. *l page 10 of 21 figure 9. write cycle no. 2 ( ce 1 or ce 2 controlled) [29, 30, 31] switching waveforms (continued) t hd t sd t pwe t ha t aw t sce t wc t hzoe valid data t bw t sa note 32 ce 1 address ce 2 we data i/o oe bhe/ ble notes 29. the internal write time of the memory is defined by the overlap of we, ce = v il , bhe, ble or both = v il , and ce 2 = v ih . all signals must be active to initiate a write and any of these signals can terminate a write by going inactive. the data input setup and hold timing must be referenc ed to the edge of the signal that terminates the write. 30. data i/o is high impedance if oe = v ih . 31. if ce 1 goes high and ce 2 goes low simultaneously with we = v ih , the output remains in a high impedance state. 32. during this period, the i/os are in output state. do not apply input signals.
cy62157ev30 mobl ? document number: 38-05445 rev. *l page 11 of 21 figure 10. write cycle no. 3 ( we controlled, oe low) [33] switching waveforms (continued) valid data t hd t sd t lzwe t pwe t sa t ha t aw t sce t wc t hzwe t bw note 34 ce 1 address ce 2 we data i/o bhe / ble notes 33. if ce 1 goes high and ce 2 goes low simultaneously with we = v ih , the output remains in a high impedance state. 34. during this period, the i/os are in output state. do not apply input signals.
cy62157ev30 mobl ? document number: 38-05445 rev. *l page 12 of 21 figure 11. write cycle no. 4 ( bhe/ ble controlled, oe low) [35] switching waveforms (continued) t hd t sd t sa t ha t aw t wc valid data t bw t sce t pwe note 36 ce 1 address ce 2 we data i/o bhe / ble notes 35. if ce 1 goes high and ce 2 goes low simultaneously with we = v ih , the output remains in a high impedance state. 36. during this period, the i/os are in output state. do not apply input signals.
cy62157ev30 mobl ? document number: 38-05445 rev. *l page 13 of 21 truth table ce 1 ce 2 we oe bhe ble inputs/outputs mode power hx [37] xxxx high z deselect/power down standby (i sb ) x [37] lxxxx high z deselect/power down standby (i sb ) x [37] x [37] x x h h high z deselect/power down standby (i sb ) l h h l l l data out (i/o 0 ?i/o 15 ) read active (i cc ) l h h l h l data out (i/o 0 ?i/o 7 ); high z (i/o 8 ?i/o 15 ) read active (i cc ) l h h l l h high z (i/o 0 ?i/o 7 ); data out (i/o 8 ?i/o 15 ) read active (i cc ) l h h h l h high z output disabled active (i cc ) lhhhhl high z output disabled active (i cc ) l h h h l l high z output disabled active (i cc ) l h l x l l data in (i/o 0 ?i/o 15 ) write active (i cc ) l h l x h l data in (i/o 0 ?i/o 7 ); high z (i/o 8 ?i/o 15 ) write active (i cc ) l h l x l h high z (i/o 0 ?i/o 7 ); data in (i/o 8 ?i/o 15 ) write active (i cc ) note 37. the ?x? (don?t care) state for the chip enables in the truth table refer to the logic state (either high or low). intermedia te voltage levels on these pins is not permitted.
cy62157ev30 mobl ? document number: 38-05445 rev. *l page 14 of 21 ordering code definitions ordering information speed (ns) ordering code package diagram package type operating range 45 cy62157ev30ll-45bvi 51-85150 48-ball vfbga industrial cy62157ev30ll-45bvxi 51-85150 48-ball vfbga (pb-free) cy62157ev30ll-45zsxi 51-85087 44-pin tsop type ii (pb-free) cy62157ev30ll-45zxi 51-85183 48-pin tsop type i (pb-free) cy62157ev30ll-45bvxa 51-85150 48-ball vfbga (pb-free) automotive-a cy62157ev30ll-45zsxa 51-85087 44-pin tsop type ii (pb-free) cy62157ev30ll-45zxa 51-85183 48-pin tsop type i (pb-free) 55 cy62157ev30ll-55zsxe 51-85087 44-pin tsop type ii (pb-free) automotive-e cy62157ev30ll-55zxe 51-85183 48-pin tsop type i (pb-free) contact your local cypress sales representative for availability of these parts. temperature range: x = i or a or e i = industrial; a = automotive-a; e = automotive-e pb-free package type: xx = bv or zs or z bv = 48-ball vfbga zs = 44-pin tsop ii z = 48-pin tsop i speed grade: xx = 45 ns or 55 ns low power voltage e = process technology 90 nm buswidth: 7 = 16 density: 5 = 8-mbit family code: mobl sram family company id: cy = cypress cy xx xx 621 5 7 e v30 ll x x -
cy62157ev30 mobl ? document number: 38-05445 rev. *l page 15 of 21 package diagrams figure 12. 48-pin vfbga (6 8 1 mm) bv48/bz48 package outline, 51-85150 51-85150 *h
cy62157ev30 mobl ? document number: 38-05445 rev. *l page 16 of 21 figure 13. 44-pin tsop z44-ii package outline, 51-85087 package diagrams (continued) 51-85087 *e
cy62157ev30 mobl ? document number: 38-05445 rev. *l page 17 of 21 figure 14. 48-pin tsop i (12 18.4 1.0 mm) z48a package outline, 51-85183 package diagrams (continued) 51-85183 *c
cy62157ev30 mobl ? document number: 38-05445 rev. *l page 18 of 21 acronyms document conventions units of measure acronym description ce chip enable cmos complementary metal oxide semiconductor i/o input/output oe output enable ram random access memory sram static random access memory tsop thin small outline package vfbga very fine-pitch ball grid array we write enable symbol unit of measure c degree celsius mhz megahertz a microampere s microsecond ma milliampere mm millimeter ns nanosecond ? ohm % percent pf picofarad v volt w watt
cy62157ev30 mobl ? document number: 38-05445 rev. *l page 19 of 21 document history page document title: cy62157ev30 mobl ? , 8-mbit (512 k 16) static ram document number: 38-05445 revision ecn orig. of change submission date description of change ** 202940 aju see ecn new data sheet. *a 291272 syt see ecn converted from advance information to preliminary removed 48-tsop i package and the associated footnote added footnote stating 44 tsop ii package has only one ce on page # 2 changed v cc stabilization time in footnote #7 from 100 ? s to 200 ? s changed i ccdr from 4 to 4.5 ? a changed t oha from 6 to 10 ns for both 35 and 45 ns speed bins changed t doe from 15 to 18 ns for 35 ns speed bin changed t hzoe , t hzbe and t hzwe from 12 and 15 ns to 15 and 18 ns for 35 and 45 ns speed bins respectively changed t hzce from 12 and 15 ns to 18 and 22 ns for 35 and 45 ns speed bins respectively changed t sce , t aw and t bw from 25 and 40 ns to 30 and 35 ns for 35 and 45 ns speed bins respectively changed t sd from 15 and 20 ns to 18 and 22 ns for 35 and 45 ns speed bins respec- tively added lead-free package information *b 444306 nxr see ecn converted from preliminary to final. changed ball e3 from dnu to nc removed redundant footnote on dnu. removed 35 ns speed bin removed ?l? bin added 48 pin tsop i package added automotive product information. changed the i cc typ value from 16 ma to 18 ma and i cc max value from 28 ma to 25 ma for test condition f = fax = 1/t rc. changed the i cc max value from 2.3 ma to 3 ma for test condition f = 1mhz. changed the i sb1 and i sb2 max value from 4.5 ? a to 8 ? a and typ value from 0.9 ? a to 2 ? a respectively. modified isb 1 test condition to include bhe, ble updated thermal resistance table. changed test load capacitance from 50 pf to 30 pf. added typ value for i ccdr . changed the i ccdr max value from 4.5 ? a to 5 ? a corrected t r in data retention characteristics from 100 ? s to t rc ns. changed t lzoe from 3 to 5 changed t lzce from 6 to 10 changed t hzce from 22 to 18 changed t lzbe from 6 to 5 changed t pwe from 30 to 35 changed t sd from 22 to 25 changed t lzwe from 6 to 10 added footnote #15 updated the ordering information and replaced the package name column with package diagram. *c 467052 nxr see ecn modified data sheet to include x8 configurability. updated the ordering information table *d 925501 vkn see ecn removed automotive-e information added preliminary automotive-a information added footnote #10 related to i sb2 and i ccdr added footnote #15 related ac timing parameters
cy62157ev30 mobl ? document number: 38-05445 rev. *l page 20 of 21 *e 1045801 vkn see ecn converted automotive-a specs from preliminary to final updated footnote #9 *f 2724889 nxr / aesa 06/26/09 added automotive-e information included -45zxa/-55zsxe/-55zxe parts in the ordering information table *g 2927528 vkn 05/04/2010 renamed ?dnu? pins as ?nc? for 48 tsop i package added footnote #24 related to chip enable updated package diagrams added contents updated links in sales, solutions, and legal information *h 3110053 pras 12/14/2010 changed table footnotes to footnotes. added ordering code definitions. *i 3269771 rame 05/30/2011 updated functional description (removed ?for best practice recommenda- tions, refer to the cypress application note an1064, sram system guide- lines.?). updated electrical characteristics . updated data retention characteristics . updated package diagrams . added acronyms and units of measure . updated in new template. *j 3578601 tava 04/11/2012 updated package diagrams . *k 4102449 vini 08/22/2013 updated switching characteristics : updated note 17. updated package diagrams : spec 51-85150 ? changed revision from *g to *h. spec 51-85087 ? changed revision from *d to *e. updated in new template. *l 4126231 vini 09/18/2013 updated switching characteristics : updated note 17 (removed last sentence from note 17 and added the same sentence as a new note namely note 18). document history page (continued) document title: cy62157ev30 mobl ? , 8-mbit (512 k 16) static ram document number: 38-05445 revision ecn orig. of change submission date description of change
document number: 38-05445 rev. *l revised september 18, 2013 page 21 of 21 mobl is a registered trademark and more battery life is a trademark of cypress semiconductor. all products and company names me ntioned in this document may be the trademarks of their respective holders. cy62157ev30 mobl ? ? cypress semiconductor corporation, 2004-2013. the information contained herein is subject to change without notice. cypress s emiconductor corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a cypress product. nor does it convey or imply any license under patent or other rights. cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement wi th cypress. furthermore, cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. the inclusion of cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies cypress against all charges. any source code (software and/or firmware) is owned by cypress semiconductor corporation (cypress) and is protected by and subj ect to worldwide patent protection (united states and foreign), united states copyright laws and international treaty provisions. cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the cypress source code and derivative works for the sole purpose of creating custom software and or firmware in su pport of licensee product to be used only in conjunction with a cypress integrated circuit as specified in the applicable agreement. any reproduction, modification, translation, compilation, or repre sentation of this source code except as specified above is prohibited without the express written permission of cypress. disclaimer: cypress makes no warranty of any kind, express or implied, with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. cypress reserves the right to make changes without further notice to t he materials described herein. cypress does not assume any liability arising out of the application or use of any product or circuit described herein. cypress does not authori ze its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. the inclusion of cypress? prod uct in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies cypress against all charges. use may be limited by and subject to the applicable cypress software license agreement. sales, solutions, and legal information worldwide sales and design support cypress maintains a worldwide network of offices, solution centers, manufacturer?s representatives, and distributors. to find t he office closest to you, visit us at cypress locations . products automotive cypress.com/go/automotive clocks & buffers cypress.com/go/clocks interface cypress.com/go/interface lighting & power control cypress.com/go/powerpsoc cypress.com/go/plc memory cypress.com/go/memory psoc cypress.com/go/psoc touch sensing cypress.com/go/touch usb controllers cypress.com/go/usb wireless/rf cypress.com/go/wireless psoc ? solutions psoc.cypress.com/solutions psoc 1 | psoc 3 | psoc 4 | psoc 5lp cypress developer community community | forums | blogs | video | training technical support cypress.com/go/support

▲Up To Search▲

Price & Availability of CY62157EV30LL-55ZSXET

	To Download CY62157EV30LL-55ZSXET Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .